



N & P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

	N-CH	P-CH
BV _{DSS}	20V	-20V
R _{DSON} (MAX.)	45mΩ	100mΩ
I _D	4.8A	-3.4A



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS		UNIT
Gate-Source Voltage		V _{GS}	N-CH	P-CH	V
			±12	±12	
Continuous Drain Current	T _A = 25 °C	I _D	4.8	-3.4	A
	T _A = 70 °C		3.8	-2.7	
Pulsed Drain Current ¹		I _{DM}	19.2	-13.6	
Power Dissipation	T _A = 25 °C	P _D	1.9		W
	T _A = 70 °C		1.2		
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150		°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R _{0JC}		15	°C / W
Junction-to-Ambient ³	R _{0JA}		65	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

³65°C / W when mounted on a 1 in² pad of 2 oz copper.

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	N-CH	20		V
		$V_{GS} = 0V, I_D = -250\mu\text{A}$	P-CH	-20		
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	N-CH	0.4	0.75	1.2
		$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	P-CH	-0.3	-0.75	-1.2
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 12V$	N-CH			± 100
		$V_{DS} = 0V, V_{GS} = \pm 12V$	P-CH			± 100
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 16V, V_{GS} = 0V$	N-CH			1
		$V_{DS} = -16V, V_{GS} = 0V$	P-CH			-1
		$V_{DS} = 16V, V_{GS} = 0V, T_J = 125^\circ\text{C}$	N-CH			10
		$V_{DS} = -16V, V_{GS} = 0V, T_J = 125^\circ\text{C}$	P-CH			-10
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 5V, V_{GS} = 4.5V$	N-CH	4.8		A
		$V_{DS} = -5V, V_{GS} = -4.5V$	P-CH	-3.4		
Drain-Source On-State Resistance ¹	$R_{DS(\text{ON})}$	$V_{GS} = 4.5V, I_D = 3.5A$	N-CH		36	45
		$V_{GS} = -4.5V, I_D = -3A$	P-CH		83	100
		$V_{GS} = 2.5V, I_D = 2A$	N-CH		43	60
		$V_{GS} = -2.5V, I_D = -2A$	P-CH		110	135
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 3.5A$	N-CH		5	S
		$V_{DS} = -5V, I_D = -3A$	P-CH		4.5	
DYNAMIC						
Input Capacitance	C_{iss}	$N\text{-CH}$ $V_{GS} = 0V, V_{DS} = 15V, f = 1\text{MHz}$ $P\text{-CH}$ $V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$	N-CH		355	pF
			P-CH		420	
Output Capacitance	C_{oss}	$N\text{-CH}$ $V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$ $P\text{-CH}$ $V_{GS} = 0V, V_{DS} = 15V, f = 1\text{MHz}$	N-CH		56	pF
			P-CH		56	
Reverse Transfer Capacitance	C_{rss}	$N\text{-CH}$ $V_{GS} = 0V, V_{DS} = -15V, f = 1\text{MHz}$ $P\text{-CH}$ $V_{GS} = 0V, V_{DS} = 15V, f = 1\text{MHz}$	N-CH		40	pF
			P-CH		42	

Total Gate Charge ^{1,2}	Q_g	N-CH $V_{DS} = 10V, V_{GS} = 4.5V,$ $I_D = 5A$ P-CH $V_{DS} = -10V, V_{GS} = -4.5V,$ $I_D = -3A$	N-CH		4.6		nC
Gate-Source Charge ^{1,2}	Q_{gs}		P-CH		5.4		
Gate-Drain Charge ^{1,2}	Q_{gd}		N-CH		0.66		
Turn-On Delay Time ^{1,2}	$t_{d(on)}$		P-CH		0.75		
Rise Time ^{1,2}	t_r		N-CH		1.5		
Turn-Off Delay Time ^{1,2}	$t_{d(off)}$		P-CH		1.3		
Fall Time ^{1,2}	t_f	N-CH $V_{DS} = 10V,$ $I_D = 1A, V_{GS} = 4.5V, R_{GS} = 6\Omega$ P-CH $V_{DS} = -10V,$ $I_D = -1A, V_{GS} = -4.5V, R_{GS} = 6\Omega$	N-CH		8		nS
			P-CH		10		
			N-CH		10		
			P-CH		20		
			N-CH		20		
			P-CH		15		
		N-CH $I_D = 1A, V_{GS} = 4.5V, R_{GS} = 6\Omega$ P-CH $I_D = -1A, V_{GS} = -4.5V, R_{GS} = 6\Omega$	N-CH		15		V
			P-CH		12		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ C$)







Continuous Current	I_S	N-CH P-CH			2	A	
Pulsed Current ³	I_{SM}				-2		
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{GS} = 0V$	N-CH P-CH		8		
					-8		
			N-CH P-CH		1.3	V	
					-1.3		






¹Pulse test : Pulse Width $\leq 300 \mu sec$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.







³Pulse width limited by maximum junction temperature.






N-Channel






P-Channel






Ordering & Marking Information:

Device Name: EMF50C02VA for EDFN 2 x 2



Outline Drawing



Dimension in mm

Dimension	A	A1	A2	A3	b	D	E	D2	E2	e	H	K	L	M
Min.	0.70	0.00	0.50	0.20 REF	0.25	1.90	1.90	0.76	0.55	0.55	0.20 REF	0.17	0.25	0.25
Max.	0.80	0.05	0.60		0.35	2.10	2.10	0.96	0.75	0.75		0.37	0.35	0.45

Recommended minimum pads

