


Single P-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

	P-CH
BV_{DSS}	-100 V
$R_{DS(on) (MAX.)}@V_{GS} = -10V$	132 m Ω
$I_D @T_C=25^{\circ}C$	-13 A
$I_D @T_A=25^{\circ}C$	-3 A

• Pin Description:



Single P Channel MOSFET

UIS, Rg 100% Tested

RoHS & Halogen Free & TSCA Compliant



•ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 25	V
Continuous Drain Current	$T_C = 25^{\circ}C$	I_D	-13	A
	$T_C = 100^{\circ}C$		-8	
Continuous Drain Current	$T_A = 25^{\circ}C$	I_D	-3	
	$T_A = 70^{\circ}C$		-2	
Pulsed Drain Current ¹		I_{DM}	-38	
Avalanche Current		I_{AS}	-20	mJ
Avalanche Energy	$L = 0.1mH$	EAS	20	
Repetitive Avalanche Energy ²	$L = 0.05mH$	EAR	10	
Power Dissipation	$T_C = 25^{\circ}C$	P_D	46.3	W
	$T_C = 100^{\circ}C$		18.5	
Power Dissipation	$T_A = 25^{\circ}C$	P_D	3.6	W
	$T_A = 70^{\circ}C$		2.3	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	$^{\circ}C$

• 100% UIS testing in condition of $V_D=80V$, $L=0.1mH$, $V_G=10V$, $I_L=12A$, Rated $V_{DS}=100V$ P-CH

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case		$R_{\theta JC}$		2.7	$^{\circ}C/W$
Junction-to-Ambient ³	$t \leq 10s$	$R_{\theta JA}$		35	
	Steady-State	$R_{\theta JA}$		60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $\leq 1\%$

³The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}C$.

⁴Guarantee by Engineering test.

▪ ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-100			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-2.0	-2.5	-4.0	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±25V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = -80V, V _{GS} = 0V			-1	μA
		V _{DS} = -70V, V _{GS} =0V, T _J = 125 °C			-25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V	-13			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = -10V, I _D = -3.5A		105	132	mΩ
Forward Transconductance ¹	g _{fs}	V _{DS} = -5V, I _D = -3.5A		25		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = -50V, f = 1MHz		3551		pF
Output Capacitance ⁵	C _{oss}			80		
Reverse Transfer Capacitance ⁵	C _{rss}			56		
Gate Resistance ^{4,5}	R _g	f = 1MHz		4.4		Ω
Total Gate Charge ^{1,2,5}	Q _g	V _{DS} = -50V, V _{GS} = -10V, I _D = -3.5A		73		nC
Gate-Source Charge ^{1,2,5}	Q _{gs}			15		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			16		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = -50V, V _{GS} = -10V, I _D = -5A , R _g = 6Ω		11.7		nS
Rise Time ^{1,2,5}	t _r			16.6		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			119.7		
Fall Time ^{1,2,5}	t _f			27.9		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				-13	A
Pulsed Current ³	I _{SM}				-38	
Forward Voltage ^{1,4}	V _{SD}	I _F = I _S , V _{GS} = 0V			-1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = -3.5A , dI _F /dt = 100A / μS		50.6		nS
Reverse Recovery Charge ⁵	Q _{rr}			125.5		nC
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			6.9		A
Reverse Recovery Fall Time ⁵	Ta			47.3		nS
Reverse Recovery Rise Time ⁵	Tb			3.4		nS

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.



•TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig.10. Single Pulse Maximum Power Dissipation




Fig.11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name:EMDA0P10V for EDFN3X3



DA0P10: Device Name

ABCDEFGH: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)


DEFG: Serial No.

Outline Drawing





Dimension	A	A1	b	c	D	D1	E	E1	E2	e	L	L1	Θ1
Min.	0.65	0	0.2	0.1	2.9	2.15	3.1	2.9	1.53	0.55	0.25	-	0°
Typ.	0.75	-	0.3	0.15	3	2.45	3.2	3	1.97	0.65	0.4	0.075	10°
Max.	0.9	0.05	0.4	0.25	3.3	2.74	3.5	3.3	2.59	0.75	0.6	0.15	14°

Footprint



◆ Tape&Reel Information:5000pcs/Reel



Package	EDFN3X3
Reel	13"
Device orientation	FEED DIRECTION 

Dimension in mm

Dimension	Carrier tape									Reel	
	A0	B0	D0	E	K0	P0	P1	P2	W	R	R1
Typ.	3.6	3.6	1.55	1.7	1.2	4	8	2	12	12.4	330
±	0.3	0.3	0.2	0.2	0.2	0.1	0.1	0.1	1	2	2