


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

	N-CH
BVDSS	100V
$R_{DS(on)} (MAX.) @ V_{GS}=10V$	70mΩ
$I_D @ T_C=25^{\circ}C$	23A
$I_D @ T_A=25^{\circ}C$	4A

• Pin Description:



Single N Channel MOSFET

UIS, Rg 100% Tested

RoHS & Halogen Free & TSCA Compliant



•ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^{\circ}C$	I_D	23	A
	$T_C = 100^{\circ}C$		14	
Continuous Drain Current	$T_A = 25^{\circ}C$	I_D	4	
	$T_A = 70^{\circ}C$		3	
Pulsed Drain Current ¹		I_{DM}	42	
Avalanche Current		I_{AS}	35	mJ
Avalanche Energy	$L = 0.1mH$	EAS	61.25	
Repetitive Avalanche Energy ²	$L = 0.05mH$	EAR	30.625	
Power Dissipation	$T_C = 25^{\circ}C$	P_D	62.5	W
	$T_C = 100^{\circ}C$		25	
Power Dissipation	$T_A = 25^{\circ}C$	P_D	2.5	W
	$T_A = 70^{\circ}C$		1.6	
Operating Junction & Storage Temperature Range		T_{j}, T_{stg}	-55 to 150	$^{\circ}C$

◆100% UIS testing in condition of $V_D=50V$, $L=0.1mH$, $V_G=10V$, $I_L=21A$, Rated $V_{DS}=100V$ N-CH

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		2	$^{\circ}C/W$
Junction-to-Ambient ³	$R_{\theta JA}$		50	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $< 1\%$

³The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}C$.

⁴Guarantee by Engineering test.

▪ ELECTRICAL CHARACTERISTICS ($T_J = 25\text{ }^{\circ}\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	100			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2	3	4	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	μA
		V _{DS} =70V, V _{GS} =0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	23			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 12A		54	70	mΩ
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 10A		11		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		897		pF
Output Capacitance ⁵	C _{oss}			88		
Reverse Transfer Capacitance ⁵	C _{rss}			31		
Gate Resistance ^{4,5}	R _g	f = 1MHz		1.4		Ω
Total Gate Charge ^{1,2,5}	Q _g	V _{DS} = 50V, V _{GS} = 10V, I _D = 12A		15		nC
Gate-Source Charge ^{1,2,5}	Q _{gs}			6.2		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			3.7		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = 50V, V _{GS} = 10V, I _D = 5A , R _g = 6Ω		9.6		nS
Rise Time ^{1,2,5}	t _r			8.4		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			15.2		
Fall Time ^{1,2,5}	t _f			8		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				23	A
Pulsed Current ³	I _{SM}				42	
Forward Voltage ^{1,4}	V _{SD}	I _F = I _S , V _{GS} = 0V			1.3	V
Reverse Recovery Time ⁵	t _{rr}	I _F = I _S , dI _F /dt = 100A / μS		45		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			4		A
Reverse Recovery Charge ⁵	Q _{rr}			90		nC

¹Pulse test : Pulse Width $\leq 300\text{ }\mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.







⁴Guarantee by FT test item.

⁵Guarantee by Engineering test.

EMC will review datasheet by quarter, and update new version.



•TYPICAL CHARACTERISTICS






Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area
(Note 6)




Fig 10. Single Pulse Maximum Power Dissipation




Fig 11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMD60N10V for EDFN 3x3



D60N10: Device Name

ABCDEFGG: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)


DEFG: Serial No.

Outline Drawing




Dimension	A	A1	b	c	D	D1	E	E1	E2	e	L	L1	Θ1
Min.	0.65	0	0.2	0.1	2.9	2.15	3.1	2.9	1.53	0.55	0.25	-	0°
Typ.	0.75	-	0.3	0.15	3	2.45	3.2	3	1.97	0.65	0.4	0.075	10°
Max.	0.9	0.05	0.4	0.25	3.3	2.74	3.5	3.3	2.59	0.75	0.6	0.15	14°

Footprint



◆ Tape&Reel Information:5000pcs/Reel



Package	EDFN3X3
Reel	13"
Device orientation	FEED DIRECTION

Dimension in mm

Dimension	Carrier tape									Reel	
	A0	B0	D0	E	K0	P0	P1	P2	W	R	R1
Typ.	3.6	3.6	1.55	1.7	1.2	4	8	2	12	12.4	330
±	0.3	0.3	0.2	0.2	0.2	0.1	0.1	0.1	1	2	2