


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

▪ **Product Summary:**

	N-CH
BV_{DSS}	100V
$R_{DS(on) (MAX.)}@V_{GS}=10V$	4.5mΩ
$R_{DS(on) (MAX.)}@V_{GS}=7V$	6.0mΩ
$I_D @T_C=25^{\circ}C$	124A
$I_D @T_A=25^{\circ}C$	19A

▪ **Pin Description:**



Single N Channel MOSFET

UIS, Rg 100% Tested

RoHS & Halogen Free & TSCA Compliant

▪ **ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)**



PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^{\circ}C$	I_D	124	A
	$T_C = 100^{\circ}C$		78	
Continuous Drain Current	$T_A = 25^{\circ}C$	I_D	19	
	$T_A = 70^{\circ}C$		15	
Pulsed Drain Current ¹		I_{DM}	76	
Avalanche Current		I_{AS}	108	mJ
Avalanche Energy	$L = 0.1mH$	EAS	583.2	
Repetitive Avalanche Energy ²	$L = 0.05mH$	EAR	291.6	
Power Dissipation	$T_C = 25^{\circ}C$	P_D	125	W
	$T_C = 100^{\circ}C$		50	
Power Dissipation	$T_A = 25^{\circ}C$	P_D	3	W
	$T_A = 70^{\circ}C$		2	
Operating Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^{\circ}C$

▪ 100% UIS testing in condition of $V_D=50V$, $L=0.1mH$, $V_G=10V$, $I_L=65A$, Rated $V_{DS}=100V$ N-CH

▪ **THERMAL RESISTANCE RATINGS**

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case		$R_{\theta JC}$		1	$^{\circ}C/W$
Junction-to-Ambient ³	$t \leq 10s$	$R_{\theta JA}$		24	
	Steady-State	$R_{\theta JA}$		41	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³41 $^{\circ}C$ / W when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test

•ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	100			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2	3	4	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	μA
		V _{DS} =70V, V _{GS} =0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	124			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 20A		3.5	4.5	mΩ
		V _{GS} = 7V, I _D = 20A		4.0	6.0	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 20A		90		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		5738		pF
Output Capacitance ⁵	C _{oss}			1105		
Reverse Transfer Capacitance ⁵	C _{rss}			70		
Gate Resistance ^{4,5}	R _g	f = 1MHz		0.7		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 50V, V _{GS} = 10V, I _D = 20A		85		nC
	Q _g (V _{GS} =7V)			62		
Gate-Source Charge ^{1,2,5}	Q _{gs}			28		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			16		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = 50V, V _{GS} = 10V, I _D = 5A , R _g = 6Ω		24.3		nS
Rise Time ^{1,2,5}	t _r			25.4		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			64.1		
Fall Time ^{1,2,5}	t _f			66.6		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				124	A
Pulsed Current ³	I _{SM}				76	
Forward Voltage ^{1,4}	V _{SD}	I _F = 30A, V _{GS} = 0V			1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 30A, dI _F /dt = 100A / μS		92.9		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			-2.92		A
Reverse Recovery Charge ⁵	Q _{rr}			153.5		nC

¹ Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

² Independent of operating temperature.

³ Pulse width limited by maximum junction temperature.

⁴ Guarantee by FT test Item

⁵ Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

▪ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig.10. Single Pulse Maximum Power Dissipation





Fig.11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMD04N10F for TO-220F-3



D04N10: Device Name

ABCDEFGH: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)

DEFG: Serial No.

Outline Drawing



Dimension	A	A1	b	b1	c	c2	E	L1	L2	L3	L4	ø	e
Min.	4.3	2.49	0.5	1.1	0.4	2.34	9.96	2.7	6.48	14.8	12.65	3	2.44
Typ.	4.5	2.59	0.8	1.3	0.5	2.54	10.1	3.25	6.68	15.87	12.98	3.1	2.54
Max.	4.9	2.96	0.95	1.6	0.75	3.2	10.36	3.45	6.9	16.2	13.5	3.38	2.64

Dimension	f	g
Min.	1.17	2.93
Typ.	1.28	3.03
Max.	1.75	4

◆ Tube Information:50pcs/Tube (1000pcs/Box)

