


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

▪ Pin Description:

	N-CH
BV_{DSS}	100V
$R_{DS(on) (Max.) @ V_{GS}=10V}$	2m Ω
$R_{DS(on) (Max.) @ V_{GS}=7V}$	2.6m Ω
$I_D @ T_C=25^{\circ}C$	319A
$I_D @ T_A=25^{\circ}C$	31A



Single N Channel MOSFET

UIS, Rg 100% Tested

RoHS Compliant & Halogen Free & TSCA Compliant



•ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current	$T_C = 25^{\circ}C$	I_D	319	A
	$T_C = 100^{\circ}C$		201	
Continuous Drain Current	$T_A = 25^{\circ}C$	I_D	31	
	$T_A = 70^{\circ}C$		24	
Pulsed Drain Current ¹		I_{DM}	791	
Avalanche Current		I_{AS}	88	mJ
Avalanche Energy	$L = 0.1mH$	EAS	387.2	
Repetitive Avalanche Energy ²	$L = 0.05mH$	EAR	193.6	
Power Dissipation	$T_C = 25^{\circ}C$	P_D	313	W
	$T_C = 100^{\circ}C$		125	
Power Dissipation	$T_A = 25^{\circ}C$	P_D	3	W
	$T_A = 70^{\circ}C$		1.9	
Operating Junction & Storage Temperature Range		T_j, T_{stg}	-55 to 150	$^{\circ}C$

▪ 100% UIS testing in condition of $V_D=50V$, $L=0.1mH$, $V_G=10V$, $I_L=53A$, Rated $V_{DS}=100V$ N-CH

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		0.4	$^{\circ}C/W$
Junction-to-Ambient ³	$R_{\theta JA}$		42	

¹Pulse width limited by maximum junction temperature.

²Duty cycle $< 1\%$

³42 $^{\circ}C$ / W when mounted on a 1 in² pad of 2 oz copper.

⁴Guarantee by Engineering test

▪ ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	100			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2	3	4	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V			1	μA
		V _{DS} =70V, V _{GS} =0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 5V, V _{GS} = 10V	319			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 50A		1.5	2	mΩ
		V _{GS} =7V, I _D = 20A		2	2.6	
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		9981		pF
Output Capacitance ⁵	C _{oss}			1967		
Reverse Transfer Capacitance ⁵	C _{rss}			114		
Gate Resistance ^{4,5}	R _g	f = 1MHz		1.1		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 50V, V _{GS} = 10V, I _D = 50A		146.5		nC
	Q _g (V _{GS} =7V)			110.9		
Gate-Source Charge ^{1,2,5}	Q _{gs}			38.7		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			41		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = 50V, V _{GS} = 10V, I _D = 5A , R _g = 3Ω		36.5		nS
Rise Time ^{1,2,5}	t _r			45.4		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			122		
Fall Time ^{1,2,5}	t _f			122.1		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				319	A
Pulsed Current ³	I _{SM}				791	
Forward Voltage ^{1,4}	V _{SD}	I _F = 50A, V _{GS} = 0V			1.3	V
Reverse Recovery Time ⁵	t _{rr}	I _F = 50A, dI _F /dt = 100A / μS		137.1		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			3.74		A
Reverse Recovery Charge ⁵	Q _{rr}			304.6		nC

¹ Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

² Independent of operating temperature.

³ Pulse width limited by maximum junction temperature.

⁴ Guarantee by FT test Item

⁵ Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.



■ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig.10. Single Pulse Maximum Power Dissipation





Fig.11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMD02N10TL8 for TOLL-08



D02N10: Device Name

ABCDEFGH: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)

DEFG: Serial No.

Outline Drawing




Dimension in mm


Dimension	A	b	b1	c	D	D1	E	E1	E2	E3	e	H	H1
Min	2.15	0.65	9.70	0.40	10.18	2.85	9.70	7.25	8.00	9.30	1.10	11.48	6.03
Typ.	2.30	0.75	9.80	0.50	10.38	3.00	9.90	7.40	8.10	9.40	1.20	11.68	6.18
Max	2.45	0.90	9.90	0.60	10.58	3.45	10.10	8.40	9.25	9.95	1.30	11.88	7.10

Dimension	H2	K	L	L1	L2	L3
Min	6.85	4.03	1.40	0.50	0.45	1.00
Typ.	7.00	4.18	1.70	0.70	0.60	1.15
Max	7.50	4.55	2.10	0.90	0.75	1.30

Footprint



◆Tape&Reel Information:2000 pcs/Reel(Dimension in millimeter)



產品別	TOLL-08
Reel尺寸	13"
編帶方式	

Dimension in mm

Dimension	Carrier tape									Reel	
	A0	B0	D0	E	K0	P0	P1	P2	W	R	R1
Typ.	10.5	12.28	1.5	1.75	2.7	4	12	2	24	24	330
±	0.2	0.2	0.1	0.1	0.2	0.1	0.2	0.1	0.3	2	2