



P-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

BV _{DSS}	-30V
R _{DSON} (MAX.)	50mΩ
I _D	-5A



Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V _{GS}	±20	V
Continuous Drain Current	T _A = 25 °C	I _D	-5	A
	T _A = 70 °C		-4.2	
Pulsed Drain Current ¹		I _{DM}	-20	
Power Dissipation	T _A = 25 °C	P _D	1.92	W
	T _A = 70 °C		1.23	
Operating Junction & Storage Temperature Range		T _j , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Ambient ³	R _{θJA} (T ≤ 10sec)		65	°C / W
	R _{θJA} (Steady State)		100	

¹Pulse width limited by maximum junction temperature.

²Duty cycle ≤ 1%

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)







PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0V, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1	-1.5	-3	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0V, V_{\text{GS}} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -24V, V_{\text{GS}} = 0V$			-1	μA
		$V_{\text{DS}} = -20V, V_{\text{GS}} = 0V, T_J = 125^\circ\text{C}$			-10	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5V, V_{\text{GS}} = -10V$	-5			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -10V, I_D = -5A$		42	50	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5V, I_D = -4A$		66	85	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5V, I_D = -5A$		9		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0V, V_{\text{DS}} = -15V, f = 1\text{MHz}$		820		pF
Output Capacitance	C_{oss}			122		
Reverse Transfer Capacitance	C_{rss}			97		
Total Gate Charge ^{1,2}	Q_g	$V_{\text{DS}} = -15V, V_{\text{GS}} = -10V, I_D = -5A$		9		nC
Gate-Source Charge ^{1,2}	Q_{gs}			2.2		
Gate-Drain Charge ^{1,2}	Q_{gd}			2.5		
Turn-On Delay Time ^{1,2}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = -15V, I_D = -1A, V_{\text{GS}} = -10V, R_{\text{GS}} = 6\Omega$		12		nS
Rise Time ^{1,2}	t_r			16		
Turn-Off Delay Time ^{1,2}	$t_{\text{d}(\text{off})}$			34		
Fall Time ^{1,2}	t_f			20		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_c = 25^\circ\text{C}$)						
Continuous Current	I_S				-3	A
Pulsed Current ³	I_{SM}				-12	
Forward Voltage ¹	V_{SD}	$I_F = I_S, V_{\text{GS}} = 0V$			-1.2	V






¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.


TYPICAL CHARACTERISTICS






Ordering & Marking Information:

Device Name: EMB50P03K for TSOP-6



Outline Drawing



Dimension in mm

Dimension	A	A1	B	B1	b	C	D	e	F	G
Min.	0.70	0	2.50	1.50	0.30	0.08	2.70		0.70	0.30
Typ.	0.95		2.80	1.60	0.40		2.90	0.95		
Max.	1.00	0.10	3.10	1.70	0.50	0.20	3.10		1.10	0.60

Footprint

