


Single P-Channel Logic Level Enhancement Mode Field Effect Transistor

▪ Product Summary:

	P-CH
BV_{DSS}	-30V
$R_{DS(on) (MAX.)}@V_{GS}=-10V$	50mΩ
$R_{DS(on) (MAX.)}@V_{GS}=-4.5V$	85mΩ
$I_D @T_A=25^{\circ}C$	-4.0A

▪ Pin Description:



Single P Channel MOSFET

Rg 100% Tested

RoHS & Halogen Free & TSCA Compliant

▪ ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$ Unless Otherwise Noted)



PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current ¹	$T_C = 25^{\circ}C$	I_D	-9.1	A
	$T_C = 100^{\circ}C$		-5.7	
Continuous Drain Current ¹	$T_A = 25^{\circ}C$	I_D	-4.0	
	$T_A = 70^{\circ}C$		-3.2	
Pulsed Drain Current ¹		I_{DM}	-29	
Avalanche Current		I_{AS}	-18	
Avalanche Energy	$L = 0.1mH$	EAS	16	mJ
Repetitive Avalanche Energy ²	$L = 0.05mH$	EAR	8	
Power Dissipation ¹	$T_C = 25^{\circ}C$	P_D	6.3	W
	$T_C = 100^{\circ}C$		2.5	
Power Dissipation ¹	$T_A = 25^{\circ}C$	P_D	1.2	W
	$T_A = 70^{\circ}C$		0.8	
Operating Junction & Storage Temperature Range		T_J, T_{stg}	-55 to 150	$^{\circ}C$

¹100% UIS testing in condition of $V_D=25V$, $L=0.1mH$, $V_G=10V$, $I_L=-11A$, $R_G=25\Omega$, Rated $V_{DS}=-30V$ P-CH

▪ THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE		SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case		$R_{\theta JC}$		20	$^{\circ}C / W$
Junction-to-Ambient ³	$t \leq 10s$	$R_{\theta JA}$		66	
	Steady-State	$R_{\theta JA}$		104	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A=25^{\circ}C$.

⁴Guarantee by Engineering test

▪ ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = -250μA	-30			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = -250μA	-1.2	-1.5	-2.5	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = -30V, V _{GS} = 0V			-1	μA
		V _{DS} = -30V, V _{GS} = 0V, T _J = 125 °C			-25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = -5V, V _{GS} = -10V	-4.0			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = -10V, I _D = -4.5A		25	50	mΩ
		V _{GS} = -4.5V, I _D = -3.5A		40	85	
Forward Transconductance ¹	g _{fs}	V _{DS} = -5V, I _D = -2.8A		9		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = -15V, f = 1MHz		520		pF
Output Capacitance ⁵	C _{oss}			95		
Reverse Transfer Capacitance ⁵	C _{rss}			80		
Gate Resistance ^{4,5}	R _g	f = 1MHz		6.7		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =-10V)	V _{DS} = -15V, V _{GS} = -10V, I _D = -4.5A		11		nC
	Q _g (V _{GS} =-4.5V)			5.5		
Gate-Source Charge ^{1,2,5}	Q _{gs}			1.8		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			2.1		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}	V _{DS} = -15V, V _{GS} = -10V, I _D = -5A , R _g = 3Ω		3.9		nS
Rise Time ^{1,2,5}	t _r			7.5		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			19		
Fall Time ^{1,2,5}	t _f			21		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				-4.0	A
Pulsed Current ³	I _{SM}				-29	
Forward Voltage ^{1,4}	V _{SD}	I _F =-4.5A, V _{GS} = 0V			-1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F =-4.5A, dI _F /dt = 100A / μS		6.7		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			0.4		A
Reverse Recovery Charge ⁵	Q _{rr}			1.6		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.



•TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig.10. Single Pulse Maximum Power Dissipation






Fig.11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMB50P03JS for SOT23-3




Outline Drawing





Dimension	A	A1	b	C	D	E	E1	e	e1	F	G	L1
Min	0.88	0	0.3	0.08	2.8	2.1	1.2	0.9	1.8	0.89	0.3	0
Typ.	0.95	0	0	0	2.9	2.5	1.3	0.95	1.9	0	0	0.54
Max	1.1	0.1	0.5	0.202	3.04	2.64	1.4	1	2	1.2	0.6	0

Footprint



◆ Tape&Reel Information:3000pcs/Reel



Package	SOT23-3
Reel	7"
Device orientation	FEED DIRECTION 

Dimension in mm

Dimension	Carrier tape					Reel	
	D0	K0	P1	P2	W	R	R1
Typ.	1.53	1.45	4	2	8	8.5	178
±	0.2	0.5	0.2	0.2	0.5	REF	REF