


N-Channel + P Channel Logic Level Enhancement Mode Field Effect Transistor
Product Summary:

	N-CH	P-CH
BVDSS	30 V	-30 V
$R_{DS(on)}$ (MAX.) @ $V_{GS}=10V$	20 mΩ	33 mΩ
$R_{DS(on)}$ (MAX.) @ $V_{GS}=4.5V$	26 mΩ	48 mΩ
I_D @ $T_C=25^\circ C$	27 A	-22 A
I_D @ $T_A=25^\circ C$	7 A	-6 A

Pin Description:

N Channel + P Channel MOSFET

UIS, Rg 100% Tested

RoHS & Halogen Free & TSCA Compliant

EDFN5X6_SYM

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNIT	
		N-CH	P-CH		
Gate-Source Voltage	V_{GS}	± 20	± 20	V	
Continuous Drain Current	I_D	27	-22		
		17	-14		
Continuous Drain Current	I_D	7	-6	A	
		6	-5		
Pulsed Drain Current ¹	I_{DM}	43	-36		
Avalanche Current	I_{AS}	24	-35		
Avalanche Energy	L = 0.1mH	EAS	28.8	61.25	mJ
Repetitive Avalanche Energy ²	L = 0.05mH	EAR	14.4	30.63	
Power Dissipation	P_D	25	25	W	
		10	10		
Power Dissipation	P_D	2	2	W	
		1.3	1.3		
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150		°C	

- 100% UIS testing in condition of $VD=20V$, $L=0.1mH$, $VG=10V$, $IL=15A$, Rated $VDS=30V$ N-CH

- 100% UIS testing in condition of $VD=20V$, $L=0.1mH$, $VG=10V$, $IL=20A$, Rated $VDS=-30V$ P-CH

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM		UNIT
			N-CH	P-CH	
Junction-to-Case	$R_{\theta JC}$		5	5	
Junction-to-Ambient ³	$R_{\theta JA}$		62.5	62.5	°C/W

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ C$.

⁴Guarantee by Engineering test



▪ N-CH_ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Gate Threshold Voltage ⁴	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	1.5	1.8	3	
Gate-Body Leakage ⁴	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current ⁴	I_{DSS}	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$			1	uA
		$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 10\text{V}$	27			A
Drain-Source On-State Resistance ^{1,4}	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10\text{V}, I_D = 10\text{A}$		15	20	mΩ
		$V_{\text{GS}} = 4.5\text{V}, I_D = 6\text{A}$		20	26	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 5\text{V}, I_D = 10\text{A}$		18		S
DYNAMIC						
Input Capacitance ⁵	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 15\text{V}, f = 1\text{MHz}$		727		pF
Output Capacitance ⁵	C_{oss}			123		
Reverse Transfer Capacitance ⁵	C_{rss}			107		
Gate Resistance ^{4,5}	R_g	$f = 1\text{MHz}$		1.4		Ω
Total Gate Charge ^{1,2,5}	$Q_g(V_{\text{GS}}=10\text{V})$	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 10\text{V}, I_D = 10\text{A}$		16.0		nC
	$Q_g(V_{\text{GS}}=4.5\text{V})$			8.8		
Gate-Source Charge ^{1,2,5}	Q_{gs}			2.0		
Gate-Drain Charge ^{1,2,5}	Q_{gd}			4.8		
Turn-On Delay Time ^{1,2,5}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 10\text{V}, I_D = 5\text{A}, R_g = 3\Omega$		6.7		nS
Rise Time ^{1,2,5}	t_r			12.2		
Turn-Off Delay Time ^{1,2,5}	$t_{\text{d}(\text{off})}$			21.4		
Fall Time ^{1,2,5}	t_f			16.2		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I_s				27	A
Pulsed Current ³	I_{SM}				43	
Forward Voltage ^{1,4}	V_{SD}	$I_F = 10\text{A}, V_{\text{GS}} = 0\text{V}$			1.2	V
Reverse Recovery Time ⁵	t_{rr}	$I_F = 10\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		10.3		nS
Peak Reverse Recovery Current ⁵	$I_{\text{RM}(\text{REC})}$			0.84		A
Reverse Recovery Charge ⁵	Q_{rr}			4.3		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

■ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation




Fig 11. Effective Transient Thermal Impedance



▪ P-CH_ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-30			V
Gate Threshold Voltage ⁴	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250\mu\text{A}$	-1.5	-2.0	-3.0	
Gate-Body Leakage ⁴	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current ⁴	I_{DSS}	$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}$			-1	uA
		$V_{\text{DS}} = -30\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			-25	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = -5\text{V}, V_{\text{GS}} = -10\text{V}$	-22			A
Drain-Source On-State Resistance ^{1,4}	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = -10\text{V}, I_D = -8\text{A}$		25	33	mΩ
		$V_{\text{GS}} = -4.5\text{V}, I_D = -6\text{A}$		36	48	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_D = -8\text{A}$		24		S
DYNAMIC						
Input Capacitance ⁵	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$		775		pF
Output Capacitance ⁵	C_{oss}			126		
Reverse Transfer Capacitance ⁵	C_{rss}			100		
Gate Resistance ^{4,5}	R_g	$f = 1\text{MHz}$		5.2		Ω
Total Gate Charge ^{1,2,5}	$Q_g(V_{\text{GS}}=10\text{V})$	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}, I_D = -8\text{A}$		14.6		nC
	$Q_g(V_{\text{GS}}=4.5\text{V})$			7.8		
Gate-Source Charge ^{1,2,5}	Q_{gs}			2.3		
Gate-Drain Charge ^{1,2,5}	Q_{gd}			3.8		
Turn-On Delay Time ^{1,2,5}	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}, I_D = -5\text{A}, R_g = 3\Omega$		6.5		nS
Rise Time ^{1,2,5}	t_r			14.0		
Turn-Off Delay Time ^{1,2,5}	$t_{\text{d}(\text{off})}$			27.9		
Fall Time ^{1,2,5}	t_f			24.5		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I_s				-22	A
Pulsed Current ³	I_{SM}				-36	
Forward Voltage ^{1,4}	V_{SD}	$I_F = -8\text{A}, V_{\text{GS}} = 0\text{V}$			-1.2	V
Reverse Recovery Time ⁵	t_{rr}	$I_F = -8\text{A}, dI_F/dt = 100\text{A}/\mu\text{s}$		6.7		nS
Peak Reverse Recovery Current ⁵	$I_{\text{RM}(\text{REC})}$			0.64		
Reverse Recovery Charge ⁵	Q_{rr}			2.4		

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.



■ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation





Fig 11. Effective Transient Thermal Impedance




Ordering & Marking Information:

Device Name: EMB18C03H for EDFN 5X6




Outline Drawing




Dimension	A	b	c	D	D1	D2	E	E1	E2	e	L	L1	L2	M
Min.	0.85	0.3	0.15	4.8	3.41	0.47	5.65	5.95	3.3		0.38	0	0.38	0°
Typ.	1.01	0.4	0.2	5	4.01	0.67	5.75	6.05	3.43	1.27	0.55	0.09	0.48	
Max.	1.17	0.5	0.25	5.2	4.61	0.87	5.85	6.15	3.58		0.71	0.18	0.58	12°

Footprint





◆ Tape&Reel Information:2500pcs/Reel(Dimension in millimeter)



Package	EDFN5X6
Reel	13"
Device orientation	FEED DIRECTION →

Dimension in mm

Dimension	Carrier tape								Reel		
	A0	B0	D0	E	K0	P0	P1	P2	W	R	R1
Typ.	6.4	5.3	1.5	1.8	1.6	4	8	2	12	12.4	330
±	0.2	0.2	0.1	0.1	0.6	0.1	0.1	0.1	0.3	2	2