



Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

-Product Summary:


	N-CH
BV_{DSS}	30V
$R_{DS(on)}(\text{MAX.}) @ V_{GS}=10V$	11.5mΩ
$R_{DS(on)}(\text{MAX.}) @ V_{GS}=4.5V$	16.0mΩ
$I_D @ T_C=25^\circ\text{C}$	39A
$I_D @ T_A=25^\circ\text{C}$	9.9A

Single N Channel MOSFET

UIS, Rg 100% Tested

RoHS & Halogen Free & TSCA Compliant

- Pin Description:



-ABSOLUTE MAXIMUM RATINGS ($T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNIT
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	39	A
	I_D	24	
Continuous Drain Current	I_D	9.9	A
	I_D	7.9	
Pulsed Drain Current ¹	I_{DM}	70	mJ
Avalanche Current	I_{AS}	30	
Avalanche Energy	EAS	45	mJ
Repetitive Avalanche Energy ²	EAR	22.5	
Power Dissipation	P_D	31	W
	P_D	13	
Power Dissipation	P_D	2.0	W
	P_D	1.3	
Operating Junction & Storage Temperature Range	T_j, T_{stg}	-55 to 150	°C

* 100% UIS testing in condition of $VD=25V$, $L=0.1\text{mH}$, $VG=10V$, $IL=18A$, $RG=25\Omega$, Rated $VDS=30V$ N-CH

-THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		4	°C/W
Junction-to-Ambient ³	$R_{\theta JA}$		28	
	$R_{\theta JA}$		62	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^\circ\text{C}$.

⁴Guarantee by Engineering test



▪ ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	$V_{(\text{BR})\text{DSS}}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	30			V
Gate Threshold Voltage ⁴	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$	1.2	1.6	2.5	
Gate-Body Leakage ⁴	I_{GSS}	$V_{DS} = 0V, V_{GS} = \pm 20V$			± 100	nA
Zero Gate Voltage Drain Current ⁴	I_{DSS}	$V_{DS} = 30V, V_{GS} = 0V$			1	μA
		$V_{DS} = 30V, V_{GS} = 0V, T_J = 125^\circ\text{C}$			25	
On-State Drain Current ¹	$I_{D(\text{ON})}$	$V_{DS} = 10V, V_{GS} = 10V$	39			A
Drain-Source On-State Resistance ^{1,4}	$R_{DS(\text{ON})}$	$V_{GS} = 10V, I_D = 12A$		8.0	11.5	$\text{m}\Omega$
		$V_{GS} = 4.5V, I_D = 7A$		11	16	
Forward Transconductance ¹	g_{fs}	$V_{DS} = 5V, I_D = 20A$		40		S
DYNAMIC						
Input Capacitance ⁵	C_{iss}	$V_{GS} = 0V, V_{DS} = 15V, f = 1\text{MHz}$		715		pF
Output Capacitance ⁵	C_{oss}			112		
Reverse Transfer Capacitance ⁵	C_{rss}			83		
Gate Resistance ^{4,5}	R_g	$f = 1\text{MHz}$		0.7		Ω
Total Gate Charge ^{1,2,5}	$Q_g(V_{GS}=10V)$	$V_{DS} = 15V, V_{GS} = 10V, I_D = 12A$		18		nC
	$Q_g(V_{GS}=4.5V)$			8.4		
Gate-Source Charge ^{1,2,5}	Q_{gs}			2.8		
Gate-Drain Charge ^{1,2,5}	Q_{gd}			3.7		
Turn-On Delay Time ^{1,2,5}	$t_{d(on)}$	$V_{DS} = 15V, V_{GS} = 10V, I_D = 5A, R_g = 3\Omega$		5.7		nS
Rise Time ^{1,2,5}	t_r			11		
Turn-Off Delay Time ^{1,2,5}	$t_{d(off)}$			16		
Fall Time ^{1,2,5}	t_f			4.6		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I_S				26	A
Pulsed Current ³	I_{SM}				70	
Forward Voltage ^{1,4}	V_{SD}	$I_F = I_S, V_{GS} = 0V$			1.3	V
Reverse Recovery Time ⁵	t_{rr}	$I_F = 12A, dI_F/dt = 100A/\mu\text{s}$		7.4		nS
Peak Reverse Recovery Current ⁵	$I_{RM(\text{REC})}$			2.2		A
Reverse Recovery Charge ⁵	Q_{rr}			8.7		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

-TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig 10. Single Pulse Maximum Power Dissipation






Fig 11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMB12N03V for EDFN 3x3




Outline Drawing




Dimension	A	A1	b	c	D	D1	E	E1	E2	e	L	L1	θ1
Min.	0.650	0	0.200	0.100	2.900	2.150	3.100	2.900	1.530	0.550	0.250	-	0°
Typ.	0.750	-	0.300	0.150	3.000	2.450	3.200	3.000	1.970	0.650	0.400	0.075	10°
Max.	0.900	0.050	0.400	0.250	3.300	2.740	3.500	3.300	2.590	0.750	0.600	0.150	14°

Footprint





◆ Tape&Reel Information:5000pcs/Reel



Package	EDFN3X3
Reel	13"
Device orientation	FEED DIRECTION → ⊕ ⊕ ⊕ ⊖

Dimension in mm

Dimension	Carrier tape								W	Reel	
	A0	B0	D0	E	K0	P0	P1	P2		R	R1
Typ.	3.6	3.6	1.55	1.7	1.2	4	8	2	12	12.4	330
±	0.3	0.3	0.2	0.2	0.2	0.1	0.1	0.1	1	2	2