


Single N-Channel Logic Level Enhancement Mode Field Effect Transistor

▪ Product Summary:

	N-CH
BVDSS	30 V
R <sub>DSON</sub> (MAX.)@V <sub>GS</sub> =10V	4.5 mΩ
R <sub>DSON</sub> (MAX.)@V <sub>GS</sub> =4.5V	6.0 mΩ
I <sub>D</sub> @T <sub>A</sub> =25°C	23 A

Single N Channel MOSFET  
UIS, Rg 100% Tested  
Pb-Free Lead Plating & Halogen Free

▪ Pin Description:



▪ ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNIT
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Continuous Drain Current <sup>1</sup>	I <sub>D</sub>	23	
T <sub>A</sub> = 70 °C	14		
Pulsed Drain Current <sup>1</sup>	I <sub>DM</sub>	92	
Avalanche Current <sup>1,4</sup>	I <sub>AS</sub>	50	
Avalanche Energy <sup>1,4</sup>	EAS	125	mJ
Repetitive Avalanche Energy <sup>2,4</sup>	EAR	62.5	
Power Dissipation <sup>1</sup>	P <sub>D</sub>	3.1	W
T <sub>A</sub> = 70 °C	1.3		
Operating Junction & Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	-55 to 150	°C

▪ 100% UIS testing in condition of VD=30V, L=0.1mH, VG=10V, IL=30A, Rated VDS=30V N-CH

▪ THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	R <sub>θJC</sub>		25	
Junction-to-Ambient <sup>3</sup>	t ≤ 10s	R <sub>θJA</sub>	40	°C/W
	Steady-State	R <sub>θJA</sub>	75	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle < 1%

<sup>3</sup>75°C / W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.

<sup>4</sup>Guarantee by Engineering test



▪ CH-1\_ELECTRICAL CHARACTERISTICS ( $T_J = 25^\circ\text{C}$ , Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage <sup>4</sup>	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Gate Threshold Voltage <sup>4</sup>	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	1.2	1.7	2.5	
Gate-Body Leakage <sup>4</sup>	$I_{\text{GSS}}$	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current <sup>4</sup>	$I_{\text{DSS}}$	$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}$			1	uA
		$V_{\text{DS}} = 30\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$			25	
On-State Drain Current <sup>1</sup>	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 10\text{V}$	23			A
Drain-Source On-State Resistance <sup>1,4</sup>	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		3.8	4.5	mΩ
		$V_{\text{GS}} = 4.5\text{V}, I_D = 20\text{A}$		4.8	6	
Forward Transconductance <sup>1</sup>	$g_{\text{fs}}$	$V_{\text{DS}} = 5\text{V}, I_D = 20\text{A}$		25		S
<b>DYNAMIC</b>						
Input Capacitance <sup>5</sup>	$C_{\text{iss}}$	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 15\text{V}, f = 1\text{MHz}$		2298		pF
Output Capacitance <sup>5</sup>	$C_{\text{oss}}$			314		
Reverse Transfer Capacitance <sup>5</sup>	$C_{\text{rss}}$			169		
Gate Resistance <sup>4,5</sup>	$R_g$	$V_{\text{GS}} = 15\text{mV}, V_{\text{DS}} = 0\text{V}, f = 1\text{MHz}$		1.9	3.8	Ω
Total Gate Charge <sup>1,2,5</sup>	$Q_g(V_{\text{GS}}=10\text{V})$	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		36.9		nC
	$Q_g(V_{\text{GS}}=4.5\text{V})$			18.1		
Gate-Source Charge <sup>1,2,5</sup>	$Q_{\text{gs}}$			5.0		
Gate-Drain Charge <sup>1,2,5</sup>	$Q_{\text{gd}}$			6.6		
Turn-On Delay Time <sup>1,2,5</sup>	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 10\text{V}, I_D = 1\text{A}, R_g = 6\Omega$		7.8		nS
Rise Time <sup>1,2,5</sup>	$t_r$			3.6		
Turn-Off Delay Time <sup>1,2,5</sup>	$t_{\text{d}(\text{off})}$			54.7		
Fall Time <sup>1,2,5</sup>	$t_f$			26.1		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS</b>						
Continuous Current	$I_S$				23	A
Pulsed Current <sup>3</sup>	$I_{\text{SM}}$				92	
Forward Voltage <sup>1,4</sup>	$V_{\text{SD}}$	$I_F = I_S, V_{\text{GS}} = 0\text{V}$			1.2	V
Reverse Recovery Time <sup>5</sup>	$t_{\text{rr}}$	$I_F = I_S, dI_F/dt = 400\text{A}/\mu\text{s}$		14.7		nS
Peak Reverse Recovery Current <sup>5</sup>	$I_{\text{RM}(\text{REC})}$			2.67		A
Reverse Recovery Charge <sup>5</sup>	$Q_{\text{rr}}$			18.9		nC

<sup>1</sup>Pulse test : Pulse Width  $\leq 300$  usec, Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.

<sup>3</sup>Pulse width limited by maximum junction temperature.

<sup>4</sup>Guarantee by FT test Item

<sup>5</sup>Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.



■ TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode







Fig.6 Transfer Characteristics




**Fig.7 Gate Charge Characteristics**




**Fig.8 Typical Capacitance Characteristics**



**Fig.9. Maximum Safe Operating Area**




**Fig 10. Single Pulse Maximum Power Dissipation**




**Fig 11. Effective Transient Thermal Impedance**

### Ordering & Marking Information:

Device Name: EMB04N03G for SOP-8




### Outline Drawing




Dimension	A	B	C	D	E	F	G	H	I	J	K
Min.	4.7	3.8	5.8	0.31		1.35	0.01	0.4	0.1	0.25	0°
Typ.	4.9	3.9	6	0.41	1.27	1.55	0.18	0.6	0.2	0.3	
Max.	5.1	4	6.2	0.51		1.75	0.25	1.27	0.25	0.5	8°

### Footprint





◆ Tape&Reel Information: 2500pcs/Reel(Dimension in millimeter)



產品別	SOP-8
Reel 尺寸	13"
編帶方式	FEED DIRECTION 
前空格	25
後空格	50
裝箱數	
滿捲數量	2.5K
捲/內盒比	01:01
內盒滿箱數	2.5K
內/外箱比	10:01
外箱滿箱數	25K