


Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

•Product Summary:

	Q1	Q2
BV_{DSS}	30V	30V
$R_{DSON (MAX.)}@V_{GS}=10V$	5mΩ	2mΩ
$R_{DSON (MAX.)}@V_{GS}=4.5V$	7.8mΩ	3mΩ
$I_D @T_C=25^{\circ}C$	72A	145A
$I_D @T_A=25^{\circ}C$	23A	38A

▪ Pin Description:



Dual N Channel MOSFET

UIS, Rg 100% Tested

RoHS & Halogen Free & TSCA Compliant



•ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS		UNIT	
		Q1	Q2		
Gate-Source Voltage	V_{GS}	20/-16	±12	V	
Continuous Drain Current	I_D	$T_C = 25^{\circ}C$	72	145	A
		$T_C = 100^{\circ}C$	45	92	
Continuous Drain Current	I_D	$T_A = 25^{\circ}C$	23	38	
		$T_A = 70^{\circ}C$	18	30	
Pulsed Drain Current ¹	I_{DM}	173	363		
Avalanche Current	I_{AS}	70	110		
Repetitive Avalanche Energy ²	EAS	L = 0.01mH	24.5	60.5	
		L = 0.05mH	122.5	302.5	
Power Dissipation	P_D	$T_C = 25^{\circ}C$	41.7	66	W
		$T_C = 100^{\circ}C$	16.7	26.3	
Power Dissipation	P_D	$T_A = 25^{\circ}C$	4.5	4.5	W
		$T_A = 70^{\circ}C$	2.9	2.9	
Operating Junction & Storage Temperature Range	T_{jv}, T_{stg}	-55 to 150		°C	

• 100% UIS testing in condition of $V_D=80V, L=0.01mH, V_G=10V, I_L=42A, R_G=25\Omega$, Rated $V_{DS}=30V$ N-CH_Q1

• 100% UIS testing in condition of $V_D=80V, L=0.01mH, V_G=10V, I_L=66A, R_G=25\Omega$, Rated $V_{DS}=30V$ N-CH_Q2

•THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM		UNIT
			Q1	Q2	
Junction-to-Case	$R_{\theta JC}$		3	1.9	°C/W
Junction-to-Ambient ³	$R_{\theta JA}$	$t \leq 10s$	28	28	
		Steady-State	60	60	

¹Pulse width limited by maximum junction temperature.

²Duty cycle < 1%

³The value of $R_{\theta JA}$ is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with $T_A = 25^{\circ}C$.

⁴Guarantee by Engineering test



▪ Q1_ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	30			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.2	1.8	2.2	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = +20/-16			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V			1	μA
		V _{DS} = 30V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	72			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 16A		3.8	5	mΩ
		V _{GS} = 4.5V, I _D = 10A		6	7.8	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 16A		57		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz		1020		pF
Output Capacitance ⁵	C _{oss}			355		
Reverse Transfer Capacitance ⁵	C _{rss}			45		
Gate Resistance ^{4,5}	R _g	f = 1MHz		1.0		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 15V, V _{GS} = 10V, I _D = 16A		17		nC
	Q _g (V _{GS} =4.5V)			7.5		
Gate-Source Charge ^{1,2,5}	Q _{gs}			4		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			3		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}			8		
Rise Time ^{1,2,5}	t _r		13			
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}		17.1			
Fall Time ^{1,2,5}	t _f		2.7			
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				72	A
Pulsed Current ³	I _{SM}				173	
Forward Voltage ^{1,4}	V _{SD}	I _F = I _S , V _{GS} = 0V			1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = I _S , dI _F /dt = 400A / μS		13.7		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			2.0		A
Reverse Recovery Charge ⁵	Q _{rr}			15.2		nC

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

EMC will review datasheet by quarter, and update new version.

-Q1_TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig.10. Single Pulse Maximum Power Dissipation




Fig.11. Effective Transient Thermal Impedance



▪ Q2_ELECTRICAL CHARACTERISTICS (T_J = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage ⁴	V _{(BR)DSS}	V _{GS} = 0V, I _D = 250μA	30			V
Gate Threshold Voltage ⁴	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	1.2	1.6	2.2	
Gate-Body Leakage ⁴	I _{GSS}	V _{DS} = 0V, V _{GS} = ±12			±100	nA
Zero Gate Voltage Drain Current ⁴	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V			1	μA
		V _{DS} = 30V, V _{GS} = 0V, T _J = 125 °C			25	
On-State Drain Current ¹	I _{D(ON)}	V _{DS} = 10V, V _{GS} = 10V	145			A
Drain-Source On-State Resistance ^{1,4}	R _{DS(ON)}	V _{GS} = 10V, I _D = 25A		1.5	2	mΩ
		V _{GS} = 4.5V, I _D = 15A		2.3	3	
Forward Transconductance ¹	g _{fs}	V _{DS} = 5V, I _D = 20A		110		S
DYNAMIC						
Input Capacitance ⁵	C _{iss}	V _{GS} = 0V, V _{DS} = 15V, f = 1MHz		3005		pF
Output Capacitance ⁵	C _{oss}			997		
Reverse Transfer Capacitance ⁵	C _{rss}			59		
Gate Resistance ^{4,5}	R _g	f = 1MHz		1.1		Ω
Total Gate Charge ^{1,2,5}	Q _g (V _{GS} =10V)	V _{DS} = 15V, V _{GS} = 10V, I _D = 25A		51		nC
	Q _g (V _{GS} =4.5V)			22		
Gate-Source Charge ^{1,2,5}	Q _{gs}			11		
Gate-Drain Charge ^{1,2,5}	Q _{gd}			4.2		
Turn-On Delay Time ^{1,2,5}	t _{d(on)}			9.9		
Rise Time ^{1,2,5}	t _r	V _{DS} = 15V, V _{GS} = 10V, I _D = 5A, R _g = 3Ω		15		
Turn-Off Delay Time ^{1,2,5}	t _{d(off)}			37.3		
Fall Time ^{1,2,5}	t _f			18.8		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS						
Continuous Current	I _S				145	A
Pulsed Current ³	I _{SM}				363	
Forward Voltage ^{1,4}	V _{SD}	I _F = I _S , V _{GS} = 0V			1.2	V
Reverse Recovery Time ⁵	t _{rr}	I _F = I _S , dI _F /dt = 400A / μS		25.8		nS
Peak Reverse Recovery Current ⁵	I _{RM(REC)}			3.3		A
Reverse Recovery Charge ⁵	Q _{rr}				47.4	

¹Pulse test : Pulse Width ≤ 300 usec, Duty Cycle ≤ 2%.

²Independent of operating temperature.

³Pulse width limited by maximum junction temperature.

⁴Guarantee by FT test Item

⁵Guarantee by Engineering test

-Q2_TYPICAL CHARACTERISTICS




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance Variation with Drain Current and Gate Voltage




Fig.3 Normalized On-Resistance v.s. Junction Temperature




Fig.4 On-Resistance v.s. Gate Voltage




Fig.5 Forward Characteristic of Reverse Diode




Fig.6 Transfer Characteristics




Fig.7 Gate Charge Characteristics




Fig.8 Typical Capacitance Characteristics




Fig.9. Maximum Safe Operating Area




Fig.10. Single Pulse Maximum Power Dissipation




Fig.11. Effective Transient Thermal Impedance

Ordering & Marking Information:

Device Name: EMB02Q03HTCS for DFN5X6A-8L ASYM



→ B02Q03S: Device Name

→ ABCDEFG: Date Code


A: Assembly House

B: Year(A:2008 B:2009 C:2010....)

C: Month(A:01 B:02 C:03 D:04 E:05 F:06 G:07 H:08 I:09 J:10 K:11 L:12)

DEFG: Serial No.


Outline Drawing




Dimension	A	A1	A2	D	E	D1	D2	D3	E1	E2	E3	E4	E5
Min.	0.7	0	0	4.9	5.9	3.85	4.17	3.1	0.83	2.27	1.195	0.4	0.48
Typ.	0.75	0.02	0.2	5	6	3.9	4.22	3.15	0.91	2.37	1.295	0.49	0.53
Max.	0.8	0.05	0	5.1	6.1	4.2	4.4	3.305	1.03	2.51	1.42	0.6	0.7

Dimension	E6	L	L1	e	b
Min.	0.5	0.4	1.475	1.17	0.4
Typ.	0.6	0.48	1.57	1.27	0.5
Max.	0.7	0.6	1.675	1.37	0.6

Footprint



◆ Tape&Reel Information:2500pcs/Reel



Package	EDFN5X6
Reel	13"
Device orientation	<p>FEED DIRECTION</p>

Dimension	Carrier tape								Reel		
	A0	B0	D0	E	K0	P0	P1	P2	W	R	R1
Typ.	6.4	5.3	1.5	1.8	1.6	4	8	2	12	12.4	330
±	0.2	0.2	0.1	0.1	0.6	0.1	0.1	0.1	0.3	2	2